NXP Semiconductors /LPC800 /PMU /DPDCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DPDCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED_HYSTERESIS)WAKEUPHYS 0 (ENABLED_THE_WAKE_UP)WAKEPAD_DISABLE 0 (DISABLED_)LPOSCEN 0 (DISABLED_)LPOSCDPDEN 0RESERVED

WAKEPAD_DISABLE=ENABLED_THE_WAKE_UP, WAKEUPHYS=DISABLED_HYSTERESIS, LPOSCDPDEN=DISABLED_, LPOSCEN=DISABLED_

Description

Deep power-down control register

Fields

WAKEUPHYS

WAKEUP pin hysteresis enable

0 (DISABLED_HYSTERESIS): Disabled. Hysteresis for WAKUP pin disabled.

1 (ENABLED_HYSTERESIS_): Enabled. Hysteresis for WAKEUP pin enabled.

WAKEPAD_DISABLE

WAKEUP pin disable. Setting this bit disables the wake-up pin, so it can be used for other purposes. Never set this bit if you intend to use a pin to wake up the part from Deep power-down mode. You can only disable the wake-up pin if the self wake-up timer is enabled and configured. Setting this bit is not necessary if Deep power-down mode is not used.

0 (ENABLED_THE_WAKE_UP): Enabled. The wake-up function is enabled on pin PIO0_4.

1 (DISABLED_SETTING_TH): Disabled. Setting this bit disables the wake-up function on pin PIO0_4.

LPOSCEN

Enable the low-power oscillator for use with the 10 kHz self wake-up timer clock. You must set this bit if the CLKSEL bit in the self wake-up timer CTRL bit is set. Do not enable the low-power oscillator if the self wake-up timer is clocked by the divided IRC.

0 (DISABLED_): Disabled.

1 (ENABLED_): Enabled.

LPOSCDPDEN

Enable the low-power oscillator in Deep power-down mode. Setting this bit causes the low-power oscillator to remain running during Deep power-down mode provided that bit 12 in this register is set as well. You must set this bit for the self wake-up timer to be able to wake up the part from Deep power-down mode. Do not set this bit unless you must use the self wake-up timer to wake up from Deep power-down mode.

0 (DISABLED_): Disabled.

1 (ENABLED_): Enabled.

RESERVED

Data retained during Deep power-down mode. or reserved?

Links

()